PR Newswire | Oct 5, 2021 05:01PM EDT

10/05 16:00 CDT

Rambus Delivers CXL 2.0 Controller with Industry-leading Zero-Latency IDEHighlights:- Offers security at speed with integrated IDE modules for unmatched performance in data center infrastructure- Provides zero-latency data encryption for CXL.mem and CXL.cache protocols- Integrates with Rambus CXL 2.0 PHY for complete CXL interconnect subsystem SAN JOSE, Calif., Oct. 5, 2021

SAN JOSE, Calif., Oct. 5, 2021 /PRNewswire/ -- Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced Compute Express Link(tm) (CXL) 2.0 and PCI Express(r) (PCIe) 5.0 controllers now available with integrated Integrity and Data Encryption (IDE) modules. Delivering security at speed in CXL is critical to solving the bandwidth bottleneck in data center infrastructure. IDE monitors and protects against physical attacks on CXL and PCIe links. CXL requires extremely low latency to enable load-store memory architectures and cache-coherent links for its targeted use cases. This breakthrough controller with a zero-latency IDE, developed by the engineering team from newly-acquired PLDA, delivers state-of-the-art security and performance at full 32 GT/s speed.

"Successful enablement of CXL use models in data-intensive applications, such as memory sharing between processors and attached AI accelerators, requires security at ultra-low latency," said Sean Fan, chief operating officer at Rambus. "Delivering controllers with zero-latency security is a testament of our ability to accelerate the development of CXL solutions through the recent acquisition of PLDA, and showcases our unique position to provide integrated interface and security IP solutions."

The built-in IDE modules, now available in Rambus CXL 2.0 and PCIe 5.0 controllers, employ a 256-bit AES-GCM (Advanced Encryption Standard, Galois/Counter Mode) symmetric-key cryptographic block cipher, helping chip designers and security architects to ensure confidentiality, integrity, and replay protection for traffic that travels over CXL and PCIe links. This secure functionality is especially imperative for data center computing applications including AI/ML and high performance computing (HPC).

Key features include:

* IDE security with zero latency for CXL.mem and CXL.cache * Robust protection from physical security attacks, minimizing the safety, financial, and brand reputation risks of a security breach * IDE modules pre-integrated in Rambus CXL 2.0 and PCIe 5.0 controllers reduce implementation risks and speed time-to-market * Complete CXL 2.0 and PCIe 5.0 interconnect subsystems when controllers are combined with Rambus CXL 2.0 and PCIe 5.0 PHYs

More Information:For more information on the Rambus CXL 2.0 and PCIe 5.0 controllers with integrated IDE, please visit our website:

CXL 2.0 Subsystem:

* CXL 2.0 Controller with IDE * CXL 2.0 PHY

PCIe 5.0 Subsystem:

* PCIe 5.0 Controller with IDE * PCIe 5.0 PHY

Follow Rambus:Company website: rambus.comRambus blog: rambus.com/blogTwitter: @rambusincLinkedIn: www.linkedin.com/company/rambusFacebook: www.facebook.com/RambusInc

About Rambus Inc.Rambus is a provider of industry-leading chips and silicon IP making data faster and safer. With over 30 years of advanced semiconductor experience, we are a pioneer in high-performance memory subsystems that solve the bottleneck between memory and processing for data-intensive systems. Whether in the cloud, at the edge or in your hand, real-time and immersive applications depend on data throughput and integrity. Rambus products and innovations deliver the increased bandwidth, capacity and security required to meet the world's data needs and drive ever-greater end-user experiences. For more information, visit rambus.com.

Press Contact:Cori PasinettiRambus Corporate Communicationst: (650) 309-6226cpasinetti@rambus.com

View original content to download multimedia: https://www.prnewswire.com/news-releases/rambus-delivers-cxl-2-0-controller-with-industry-leading-zero-latency-ide-301393137.html

SOURCE Rambus Inc.